Abstract: An analogue-VLSI winner-take-all circuit is enhanced through the addition of hysteretic feedback that emphasizes the spatial locality of competing signals using a resistive network. This circuit has application to tasks in areas such as image processing, in which inputs are not stationary with respect to the circuit array.
Introduction
Analogue VLSI circuits facilitate the implementation of low-power, real-time visual image processing systems [1] . One task, critical to developing such visual systems that solve real-world problems, is the process of selecting an object and maintaining attention on that selected object [2] . Object selection that produces an output that represents a single stimulus (object) can be accomplished using a winner-take-all circuit. In order to mediate the competition between potential winners, hysteresis can be added to such a winner-takeall circuit through the addition of local feedback to the winning node in the array. The addition of hysteresis enhances the presently winning stimulus, providing an attention mechanism that resists the selection of a new winner unless that stimulus has a value much greater than the present winner [3] . If the stimuli are moving, however, a presently attended input may shift slightly to an adjacent processing element, being forced to compete with all other inputs without the advantage that is normally provided by the hysteretic current. In order to allow for movements of a stimulus between adjacent processing elements while retaining attention, we have developed a circuit that provides hysteresis not only to the present winner, but also to the neighboring elements in the winner-take-all circuit.
Circuit Description
One element of the winner-take-all circuit with distributed hysteresis is shown in Figure 1 . This circuit is based on a current-mode winner-take-all circuit [4] that takes an array of input currents and produces a single high output current or voltage that corresponds positionally to the largest input. This winner-take-all selection is facilitated by a pair of transistors, and , at each element. The input transistor in the element with the largest input current is saturated producing a high local voltage at this node while all
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other local voltages are near ground and the corresponding input transistors are out of saturation. Thus, the winning output current is equal to and all other output currents are 0. Local hysteresis can be added to the winner-take-all circuit by mirroring the output current at each element [5] . If in the circuit in Figure 1 , the distribution is turned off, and the circuit accomplishes only local hysteresis. In this case, the output current is fed back to the input via a current mirror, effectively increasing the input current at the winning node by . This feedback creates hysteresis that inhibits other nodes from becoming the winner.
We have added a resistive network that distributes the feedback current to elements in the region proximal to the winning node. This is accomplished through the addition of lateral transistors that connect the gates of the current mirrors, creating a current-mode resistive network [6] that distributes to the outputs of elements neighboring the winner. The gate voltage of these transistors sets the space constant (amount of spreading) of the network. As is increased, more current flows from the winner into the neighboring elements, giving these elements a preferred "status" in the winner-take-all competition.
In order to maintain stability, the winner-take-all circuit requires that the input-node time constant be large with respect to the common-node time constant [7] . Stability can be improved in the hysteretic circuit either by increasing the capacitance on the input node or by making the input/feedback current small with respect to the bias current. The addition of a control voltage at the source of the feedback transistor allows the magnitude of the feedback current to be varied independent of the bias current.
Experimental Data
We have fabricated and tested a five-element distributed-hysteresis winner-take-all circuit. Figure 2 shows the hysteresis increases with eccentricity. In this experiment, the first element in the array was set as the initial winner with an input current of 500nA. The competing input currents (at elements 2-5, respectively)
were each swept from 450nA to 650nA. Each curve in the graph of Figure 2 shows the output current of the first element for each of these sweeps, demonstrating that the magnitude of the hysteresis is larger for elements farther from the winning element.
To demonstrate varying distributions in the hysteresis current, the center element in the array was set as the winner and the feedback currents for each location in the array were measured. These measurements are shown in Figure 3 . was varied from 5.5 Volts to 5.9 Volts at 0.1 Volt increments. The distribution having the highest peak (the lowest amount of spreading) corresponds to . The lowest peaking distribution corresponds to .
5.5 Volts = V r 5.9 Volts =
Conclusion
The winner-take-all with distributed hysteresis achieves the qualitative behavior necessary for initiation and control of attentive processing within focal-plane visual processing arrays. We are currently fabricating larger arrays that include a linear normalization computation before the WTA with distributed hysteresis circuit. In this way, we can better control the relationship between the magnitude of the hysteresis current and the nominal input current values. These circuits will be applied toward the creation of real-time active vision systems that utilize attentive processing based upon biological oculomotor systems. 
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